Abstract. An improved voltage-integration CMOS image sensor is presented. Some circuits is shared between the voltage integration block and the analog-to-digital convertor (ADC) through an optimal operation timing, which makes use of the different input-signals selected by the switches. Dynamic range expansion is realized, whereas the power consuming and the circuit area in the improved structure do not significantly increase because there is only one integrator and one subtracter. The proposed image sensor structure, designed on 0.18um CMOS process under 3.3V supply, verifies the feasibility of the design approach.
Introduction
During the past twenty years, a wide dynamic range (DR) CMOS image sensor is required for many applications such as scientific research, consumer application, and machine vision [1, 2] . Many methods have been proposed to expand the dynamic range: (1) logarithmic or linear-logarithmic sensor [3] [4] [5] [6] , (2) well capacity adjusting [7] [8] [9] [10] [11] , (3) multi-capture with different exposure time [12] [13] [14] , (4) measurement of time to reach a threshold voltage by using a counter and a comparator placed in a pixel [12] , [15] , (5) self-resetting or charge subtraction to increase the effective well capacity [16] [17] [18] [19] [20] [21] [22] . Although the aforementioned CMOS image sensor designs provide a wide DR, these sensors have performance deficiencies such as the output limited by the finite well capacity, no CDS circuit to eliminate noise, low spatial resolution due to many frame memories and the adverse factors introduces by the comparator.
We proposed an idea to expand the dynamic range by using voltage-integration. The proposed structure is not limited to the potential well capacity, and switch linear response to nonlinear response automatically according to the illumination intensity without any decision circuit. Compared to the conventional structure, the fill factor and the power consuming are affected by the extra integration circuit. To mitigate the impact on these, the improved voltage-integration CMOS image sensor which shares some circuits between the voltage integrator and analog-to-digital convertor is proposed.
The paper is organized as follows. The principle of the voltage integration image sensor for dynamic range expansion is described in Section Ⅱ. The proposed circuit-shared image sensor is shown and detailed in Section Ⅲ. The simulation results are presented in Section Ⅳ, and conclusion is drawn in Section Ⅴ.
Principle of Dynamic Range Expansion
A common 3T-pixel image sensor which is composed of a photodiode (PD), a reset transistor (M1) and the source follower (M2, M3) is shown in Fig.1 . In the conventional CMOS image sensor, the photon flux is converted into photocurrent i ph by the PD. i ph is a good measure of the incident photon flux since this process is linear. The resulting photocurrent is typically too small to measure directly, and thus it is integrated into the charge. After integration duration T int , the charge is converted linearly to a voltage. The accumulated photo voltage V ph is directly proportional to the photocurrent level, and can be expressed as The swing of V ph is limited by the pixel circuit: the largest value is equal to the Vreset which is smaller than Vdd by a threshold value of M1 to realize the hard-reset mode in case of the lag and nonlinearity [23] ; the smallest value is not less than V od3 +V gs2 to ensure the source follower (SF) operate in the saturation region. So the range of V ph is 3 2 1 od gs ph th
where V th1 is the threshold value of the M1, V gs2 denotes the gate-source value of the M2, and V od3 represents the overdrive value of the M3. Thus, the range of the photocurrent i ph , namely the dynamic range (DR), is limited by the finite voltage.
In order to expand the dynamic range in the finite voltage range, a voltage integration image sensor structure was proposed by using the integral area of the accumulated photo voltage within the T int to characterize the photocurrent. The diagram is described in Fig.2 . 
where T 0 is the starting time of integration, and the time to saturation T sat is given by int 0
substituting (2), (4) 
From (5), the proposed method is composed of two responses in the wide illumination intensity range: one response is linear when i ph is smaller than i sat , otherwise the other response is nonlinear.
The structure diagram is shown in Fig. 4 , where a single-port CDS circuit is introduced to reduce KTC and FPN noise. The output and sensitivity response are plotted in Fig.5 . The output voltage is of the same order of magnitude. The simulation result shows that the dynamic range factor (DRF) is about 16dB, which verifies the proposed method. But the sensor area and power consuming are increased because of one more voltage integrator in the voltage integration image sensor compared to the tradition 3T CMOS image sensor. ADC is an essential part because the analog readout signal has to be converted into digital for data processing. Incremental sigma-delta ADC structure is widely used in sensor applications with low frequency signal, which has the advantages of simple structure, low power consumption and loose demand of circuits and components. Fig.6 illustrates the block diagram of the incremental sigma-delta ADC. The circuit is composed of a comparator for quantization, a DAC, an analog subtracter , an integrator and a counter used as a decimating filter [24] .
Reset Reset Vin Dout Fig. 6 Diagrams of the incremental sigma-delta ADC As shown in Fig.4 and Fig.6 , the subtraction and integration processes exist in both of the voltage integral pixel architecture and the sigma-delta ADC. Therefore, the two structures are merged by sharing the subtracter and integrator to mitigate the impact on the fill factor and power dissipation. The structure diagram is shown in Fig.7 . The input of the subtracter is connected to the output of the pixel, the output of the integrator or the output of the 1-bit DAC, which is selected through the 3-1 Multiplexer. The optimal operation timing of switches, shown in Fig.7(b) are controlled by seven phases of the clock signal. In the clock phases, two non-overlapping clock phases control SW5 and SW6, which are shown as SW5/-SW6 for concise. The circuit has three operating modes which is selected by the optimal operation timing to achieve the pixel-voltage integration and the analog-digital conversion with sharing the subtracter and the integrator. The three operating modes are described below with reference to Fig.7 . a) Integration Mode (I-MODE): Pixel-voltage integration mode for DR expansion is selected through SW1. During the reset period, SW4 is closed to obtain the reset voltage V R of the pixel on C1. The amount of charge of C1 keeps constant while SW4 is opened. The right end voltage of C1 is (V SF -V R ) after the reset, which realizes the true CDS. The non-overlapping clocks control SW5/SW6 to achieve the voltage integration. To prevent overload, the ratio of C3/C2 should be greater than or equal to the sampling number N1 in an exposure period. b) Sampling Mode (S-MODE): After the I-MODE, open SW1 and close SW2/SW4 to sample the output voltage of the integrator. The voltage at the moment of SW4 opening is stored on C1 and SW2 is opened later for the next mode. Conversion Mode (C-MODE): Reset the integrator and close the SW3 to form the incremental sigma-delta ADC which realizes the analog-digital conversion of the integrated voltage stored on C1, where N2 is the sampling number corresponding to conversion accuracy.
Simulation Results
To verify the feasibility of the design approach, the proposed image sensor structure is designed on 0.18μm CMOS process under 3.3V supply. Since the threshold value is about 0.8V and the overdrive value is about 0.3V, the maximum output-voltage of the SF is about Vdd-V th1 -V th2 -V od2 =1.4V. And thus the swing of the SF is 0V~1.4V. In order to observe whether the ADC works properly in this range, the input voltage is scanned from 0V to 1.5V. Fig.8 . shows that the ADC has the ability to convert all the voltage in the range. Due to the offset of the signal path, the data obtained at 0V is 88 which is can be used in the subsequent digital CDS to eliminate the column FPN and offset. The entire structure is simulated to get the analog and digital outputs versus the photocurrent. The result of the integrated simulation is shown in Fig.9 . The results validate the structure of dynamic range expansion while increasing the circuit area and power consuming very much. The simulation results also show nonlinearity caused by the body effect of the buffer between the subtracter and the integrator, which will be one of the future improvements. Fig. 8 linearity of the incremental sigma-delta ADC Fig. 9 Output responses of the proposed circuit-sharing integration-type image sensor structure
Summary
A circuit-sharing voltage-integration CMOS image sensor structure is proposed. As demonstrated in this paper, the proposed design approach has potential for the dynamic range expansion while not significantly increasing the circuit area and power consuming caused by the integrator. The main purpose of this paper is just to verify the feasibility of the design approach. The subsequent work will be the detailed analysis of the noise and the speed to optimize the performance of this method.
